In this paper, Decimal Matrix Code is developed for RFID passive tag. The proposed DMC uses the decimal algorithm to obtain the maximum error detection and correction capability. The Encoder-Reuse Technique is used to minimize the area overhead of extra circuits without disturbing the complete encoding and decoding processes. ERT uses DMC encoder itself to be part of the decoder. The Simulation results reveals that the Decimal Matrix Code is effective than existing Matrix and Hamming odes in terms of Error Correction Capability. Xilinx ISE 14.7 Software is used for the simulation outputs. The complete design is verified and tested on Spartan-6 FPGA board. The performance of system is measured in terms of power, area and delay. The Synthesis result shows that, the power required for complete design of Decimal Matrix Code is 0.1mW with a delay of 3.109ns.
I. INTRODUCTION
Radio Frequency Identification (RFID) is "An automatic identification technology that uses radio frequency signals to transmit the identity of objects in the form of a unique serial number". This technology does not use line of sight for communication between reader and tag. It is the best choice for automatic identification due to flexibility, easy to use, contactless, multiple tag identification, high data rate, long read range and the lowest cost. RFID application is growing in many fields such as smart table, access control, animal tracking, logistics, supermarkets, airport baggage handling, antifraud systems and medical treatment [1] [2] [3] [4] [5] . RFID system consists of reader, tag and antenna. The reader has antenna that send/receive radio frequency signals to/from tags. Tag shares the data with the reader through radio frequency signals. The main component of the tag is digital base band processor which controls the all the functions of the tag. Several Decimal Matrix Code have been presented before namely, Jing Guo, [8] presented a paper on a "Enhanced Memory Reliability Against Multiple Cell Upsets Using Decimal Matrix Code" with reduced power consumption and chip area with a power consumption of about 10.8mW and area 41572.6μm
2 . The challenge in designing UHF passive RFID tag is to reduce power consumption because the energy of a passive tag comes from the signal sent by a reader and also it is a power limited device. The operation range of a RFID system depending on the maximum of the dynamic power of the tag. There are static power dissipation and dynamic power dissipation in the VLSI circuit. Dynamic power dissipation includes switching power due to charge and discharge of load capacitance of input signals. Static power dissipation result from the leakage current when the logic gate is static [6] . To reduce power consumption and area in RFID tag, a DMC coding technique is included and there by power dissipation, area and delay of the RFID tag are reduced. In this proposed paper, we have developed a DMC coding technique for UHF RFID tag which includes, encoding and decoding architecture compatible with ISO/IEC 1800-6 tag on Spartan 6 FPGA to observe its functionality. The DMC coding technique is developed by ModelSim is implemented and verified on Spartan-6 FPGA. This paper is organized as follows: Section 2 defines DMC encoder. Section 3 describes DMC encoder. Section 4 simulation results. Finally section 5 presents the Conclusion.
II. DMC ENCODER
DMC Encoder, which uses decimal algorithm to increase the error detection and correction capability. In this algorithm power consumed will be less compared to other detection methods. This algorithm involves decimal integer subtraction and integer addition. In the decimal algorithm, the divide-symbol and arrange-matrix are performed. Here the N-bit word is divided into n symbols of m bits ( ), and these symbols are arranged in a n= 2-D matrix (n 1 =number of columns and n 2 =number of rows). The horizontal redundant bits H are obtained by performing decimal integer addition on symbols per row. Finally, then vertical redundant bits V are obtained by binary operation on the bits per column. It is noted that both divide-symbol and arrange-matrix are presented in logical instead of in physical. Figure. 2.1.1 32-bits DMC logical Organization [8] To explain the DMC scheme, take a 32-bit word is input, which is shown in Fig.2 In a similar manner remaining vertical redundant bits are obtained. The encoding can be done by decimal and binary addition operations from (1) to (4) . The encoder that computes the redundant bits using multi-bit adders and XOR gates is shown in 
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III. DMC Decoder
For the correction of word obtained, the decoding process is required. At the beginning, the received redundant and are generated by the received information bits D". Secondly, the horizontal syndrome bits and the vertical syndrome bits S3 −S0 can be calculated as follows:
Similarly for the remaining vertical syndrome bits.
Where "−" represents decimal integer subtraction. When and are equal to zero, the stored codeword has original information bits in symbol 0 are nonzero, then there is an error. Induced errors are detected and located in symbol 0 and these errors can be corrected by = ⊕ 7 Figure. 2.2.1 32-bit DMC decoder [8] The DMC decoder is used in our design is shown in Fig.2.2 .1, which consists of Syndrome calculator, Error locator, and Error corrector. Here, each module performs a particular function in the decoding process. It is noted from Fig. 2.2.1 , that the redundant bits re obtained from the received information bits "D" and compared with the original set of redundant bits in order to obtain the syndrome bits and S. Then, error locator uses and S to detect and locate error bits. Finally, the error corrector corrects the error bits by inverting the values of error bits. The "En" signal is used to decide whether encoder is a part of the decoder.
IV. SIMULATION RESULTS
The proposed design has been done in Verilog HDL. Simulated using model Sim Simulator. For synthesis, we have used the EDA tool Xilinx and all sub module simulation results and top module results are shown in the following sections. Figure. 
V. CONCLUSION
In this paper, the Decimal Matrix Code for UHF passive RFID tag has been presented. Encoder reuse technique reduced the area overhead of extra circuits. Simulation and synthesis results reveal that our Decimal Matrix Code can complete its function successfully with power consumption of about 0.1 mW, delay is about 3.109 ns.
